Dynamic scan circuitry for A-phase
Dynamic verification traversal strategies
Dynamically reconfigurable precision signal delay test...
Dynamically reconfigurable precision signal delay test...
Dynamically reconfigurable shared scan-in test architecture
Dynamically reconfigurable shared scan-in test architecture
Dynamically reconfigurable shared scan-in test architecture
Dynamically reconfigurable shared scan-in test architecture
Dynamically reconfigurable shared scan-in test architecture
Easy to program automatic test equipment
Edge-triggered master + LSSD slave binary latch
Edge-triggered scan flip-flop and one-pass scan synthesis...
Efficient built-in self test for embedded memories with differin
Efficient compression and application of deterministic...
Efficient on-pitch scannable sense amplifier
Efficient scan chain insertion using broadcast scan for...
Efficient word recognizer for a logic analyzer
eFuse programming data alignment verification apparatus and...
Electrical circuit and method for testing a circuit...
Electrical circuit unit and a method for testing the...