Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1996-09-03
1999-10-26
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
365201, G01R 3128
Patent
active
059745797
ABSTRACT:
A built-in self test (BIST) circuit for an integrated circuit tests one or more embedded memories by writing data to each memory address, reading it back out, and then comparing the input and output data to see if they match. The BIST circuit includes one or more data generators for supplying a sequence of data to be written to the various addresses of each memory and one or more identical address generators, each for supplying addresses to a separate embedded memory during read and write operations. Though the memories may have differently sized address spaces, all address generators generate a similar address sequence having a range of address values as large or larger than the address space of the largest memory. During each memory write cycle, a separate filter checks the address output of each address generator to determine whether the address is within the address space of the corresponding memory. If so, the BIST circuit writes the current data output of a data generator to that address of the memory. If not, the BIST circuit ignores the current address and data outputs of the address and data generators and repeats the write operation it performed during a next preceding memory write cycle, writing the same data to the same valid memory address. The BIST circuit makes a similar address substitution during write operation. This allows the BIST circuit to use identical address generators for all memories regardless of the size of the memory being tested.
REFERENCES:
patent: 4980850 (1990-12-01), Morgan
patent: 5175836 (1992-12-01), Morgan
patent: 5222066 (1993-06-01), Grula et al.
patent: 5377148 (1994-12-01), Rajsuman
patent: 5412665 (1995-05-01), Gruodis et al.
patent: 5422891 (1995-06-01), Bushnell et al.
patent: 5574692 (1996-11-01), Dierke
patent: 5617531 (1997-04-01), Crouch et al.
Caywood John
Ghukasyan Hovhannes
Kraus Lawrence
Lepejian Yervant David
Marandjian Hrant
Beausoliel, Jr. Robert W.
Credence Systems Corporation
Iqbal Nadeem
LandOfFree
Efficient built-in self test for embedded memories with differin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient built-in self test for embedded memories with differin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient built-in self test for embedded memories with differin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776811