LandOfFree - US Patents - Listing for Semiconductor device manufacturing: process,Making field effect device having pair of active regions...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Two-step source side implant for improving source resistance...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Two-step STI formation process

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Two-step strap implantation of making deep trench capacitors...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Type of high density vertical Mask ROM cell

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

U-gate transistors and methods of fabrication

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

ULSI MOS with high dielectric constant gate insulator

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra high density flash memory having vertically stacked...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra high density NOR gate using a stacked transistor arrangeme

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra low deposition rate PECVD silicon nitride

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra shallow extension formation using disposable spacers

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra shallow junction formation by solid phase diffusion

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra shallow junction formation using amorphous silicon layer

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra short channel damascene MOS transistors

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer

Ultra short channel field effect transistor and method of...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra short transistor channel length formed using a gate dielec

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra short transistor fabrication method

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra short trench transistors and process for making same

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra small size vertical MOSFET device and method for the...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Ultra small size vertical MOSFET device and method for the...