Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-01-29
1999-12-28
Trinh, Michael
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438279, 438303, 438532, 438585, H01L 21336
Patent
active
060080965
ABSTRACT:
A semiconductor process in which the transistor channel is defined by opposing sidewalls of a pair of masking structures formed on an upper surface of a semiconductor substrate. The spacing between the opposed sidewalls is defined by the thickness of the spacer structure formed between the sidewalls. The thickness of the spacer structure is preferably in the range of approximately 0.04 microns. A masking layer is formed on an upper surface of a semiconductor substrate. The masking layer includes first and second masking structures and a channel trench material. Opposing sidewalls of the first and second masking structures are laterally displaced by a channel displacement. The opposing sidewalls together with an upper surface of the semiconductor substrate define a channel trench. The channel trench is displaced above and aligned with a channel region of the semiconductor substrate. The channel trench material fills the channel trench. A mean projected path characteristic of the channel trench material is less than a mean projected path characteristic of the first and second masking structures. A source/drain impurity distribution is implanted into and through the masking layer to selectively introduce a source/drain impurity distribution into a source/drain region of the semiconductor substrate. The source/drain regions of the semiconductor substrate are laterally displaced on either side of the channel region. The channel trench material is then removed and a gate dielectric layer is formed on the floor of the channel trench. Thereafter, the channel trench is filled with a conductive material to form a conductive gate on the gate dielectric.
REFERENCES:
patent: 4419809 (1983-12-01), Riseman et al.
patent: 4597827 (1986-07-01), Nishitani et al.
patent: 4992388 (1991-02-01), Pfiester
patent: 5162245 (1992-11-01), Favreau
patent: 5270249 (1993-12-01), Fukuma
patent: 5342796 (1994-08-01), Ahn et al.
patent: 5391510 (1995-02-01), Hsu et al.
patent: 5436178 (1995-07-01), Kimura
patent: 5466615 (1995-11-01), Tsai
patent: 5583064 (1996-12-01), Lee et al.
patent: 5654215 (1997-08-01), Gardner et al.
Duane Michael
Gardner Mark I.
Kadosh Daniel
Advanced Micro Devices , Inc.
Daffer Kevin L.
Trinh Michael
LandOfFree
Ultra short transistor fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra short transistor fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra short transistor fabrication method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2381829