Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-01-07
2000-10-03
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438305, H01L 21336
Patent
active
061272345
ABSTRACT:
The present invention is directed to a method of forming ultra shallow extensions in a transistor and a device incorporating same. The method comprises forming a gate dielectric and a gate conductor above a surface of a semiconducting substrate and forming a first plurality of sidewall spacers adjacent the gate dielectric and the gate conductor. The method continues with implanting the substrate with a dopant material to form a plurality of doped regions in the substrate, heating the substrate to drive the dopant material towards the gate dielectric, and removing the first plurality of sidewall spacers. The method further comprises forming a second plurality of sidewall spacers adjacent the gate dielectric and the gate conductor, and performing a second ion implantation process to complete the formation of source/drain regions in said substrate. The present invention is also directed to a structure comprising a gate dielectric positioned above a surface of a semiconducting substrate, and a gate conductor positioned above the gate dielectric. The structure further comprises a plurality of sidewall spacers positioned adjacent the gate dielectric and the gate conductor, the sidewall spacers having a certain thickness. The structure further comprises a plurality of doped regions formed in the substrate that are laterally spaced apart from the gate dielectric by an amount corresponding to the approximate thickness of the sidewall spacers.
REFERENCES:
patent: 4855246 (1989-08-01), Codella et al.
patent: 5324683 (1994-06-01), Fitch et al.
patent: 5543339 (1996-08-01), Roth et al.
patent: 5616941 (1997-04-01), Roth et al.
patent: 5654213 (1997-08-01), Choi et al.
patent: 5719425 (1998-02-01), Akram et al.
patent: 5766991 (1998-06-01), Chen
patent: 5804856 (1998-09-01), Ju
patent: 5888861 (1999-03-01), Chien et al.
patent: 5963803 (1999-10-01), Dawson et al.
Gardner Mark I.
Hause Frederick N.
May Charles E.
Advanced Micro Devices , Inc.
Lindsay Jr. Walter L.
Tsai Jey
LandOfFree
Ultra shallow extension formation using disposable spacers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra shallow extension formation using disposable spacers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra shallow extension formation using disposable spacers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-194720