Search
Selected: All

Optimization method of integrated circuit design for...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimization of electrical circuits

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimization of ROM structure by splitting

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing systems-on-a-chip using the dynamic critical path

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Orientation optimization method of 2-pin logic cell

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Overlay measurement on double patterning substrate

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Packet processing validation

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Parallel intrusion search in hierarchical VLSI designs with...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Pattern layout of integrated circuit

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Layout editor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Pattern writing circuit self-diagnosis method for charged...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Layout editor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Performing abstraction-refinement using a...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Pipeline architecture for maximum a posteriori (MAP) decoders

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Place-and-route layout method with same footprint cells

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Placement and routing using inhibited overlap of expanded areas

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Placement driven control set resynthesis

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Placement driven routing

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Placement of I/O blocks within I/O banks using an integer...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Placing complex function blocks on a programmable integrated...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Port assignment in hierarchical designs by abstracting macro...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Post-routing power supply modification for an integrated...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.