Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2005-11-01
2005-11-01
Decady, Albert (Department: 2133)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C714S791000
Reexamination Certificate
active
06961921
ABSTRACT:
The sliding window approach to pipeline maximum a posteriori (MAP) decoder architecture is modified to decrease processing time. Once the forward metrics have been calculated for the first sliding window of the decoder, the reverse metrics for each window are calculated while the forward metrics for the next window are calculated. As each new forward metric is calculated and stored into memory, the forward metric from the previous window is read from memory for use with reverse metric being calculated in calculating extrinsic value. Each forward metric for use in calculating an extrinsic value is read from memory on the same clock edge that the new forward metric is written to the same memory location. Although this architecture was developed for a turbo decoder, all convolution codes can use the MAP algorithm of the present invention.
REFERENCES:
patent: 5148385 (1992-09-01), Frazier
patent: 5208816 (1993-05-01), Seshardi et al.
patent: 5263026 (1993-11-01), Parr et al.
patent: 5381425 (1995-01-01), Bitzer et al.
patent: 5450453 (1995-09-01), Frank
patent: 6222406 (2001-04-01), Noda et al.
patent: 6343368 (2002-01-01), Lerzer
patent: 6452979 (2002-09-01), Ariel et al.
patent: 6563877 (2003-05-01), Abbaszadeh
patent: 6725409 (2004-04-01), Wolf
patent: 6754290 (2004-06-01), Halter
patent: 6757865 (2004-06-01), Nakamura et al.
patent: 6813743 (2004-11-01), Eidson
patent: 6829313 (2004-12-01), Xu
Hepler Edward L.
Starsinic Michael F.
Abraham Esaw
De'cady Albert
Interdigital Technology Corporation
Volpe and Koenig P.C.
LandOfFree
Pipeline architecture for maximum a posteriori (MAP) decoders does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline architecture for maximum a posteriori (MAP) decoders, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline architecture for maximum a posteriori (MAP) decoders will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3480230