Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-06-14
2011-06-14
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S129000, C716S130000
Reexamination Certificate
active
07962877
ABSTRACT:
A method to reduce the problem complexity maintains a relatively high quality port assignment by abstracting local connections in the macro when performing the port assignment. This is done for netlength, congestion as well as timing. The internal netlist of the macro is abstracted in such a way that the optimization of the external interconnect can be done in an efficient manner. Three levels of abstractions are described. A first level optimizes the top level interconnect, a second level optimizes the top level and macro interconnects, while a third level optimizes the top level timing.
REFERENCES:
patent: 6086625 (2000-07-01), Shouen
patent: 6463576 (2002-10-01), Tomoda
patent: 7398506 (2008-07-01), Kanamoto et al.
patent: 7469399 (2008-12-01), Berry et al.
patent: 2004/0205681 (2004-10-01), Nozuyama
patent: 2007/0067751 (2007-03-01), Seno
patent: 2008/0066039 (2008-03-01), Berry et al.
patent: 2008/0134120 (2008-06-01), Wang et al.
patent: 2008/0270967 (2008-10-01), Kanamoto et al.
patent: 2010/0077371 (2010-03-01), Kobayashi
IBM Corporation; Electronic Design Automation; Chip-Bench User's Guide, Forty-Fifth Edition (Apr. 2002); Copyright International Business Machines Corporation 1994, 2002.
Jurjen Westra et al., Towards Integration of Quadratic Placement and Pin Assignment; Proceedings of the IEEE Computer Society Annual Symposium on VLSI; New Frontiers in VLSI Design; Copyright 2005 IEEE.
Keinert Joachim
Koehl Juergen
Ludwig Thomas
Campbell John
Cantor & Colburn LLP
International Business Machines - Corporation
Kik Phallaka
LandOfFree
Port assignment in hierarchical designs by abstracting macro... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Port assignment in hierarchical designs by abstracting macro..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Port assignment in hierarchical designs by abstracting macro... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2641135