Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-07-12
2011-07-12
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S104000, C716S116000, C716S118000, C716S119000, C716S121000, C716S123000, C716S139000
Reexamination Certificate
active
07979831
ABSTRACT:
Circuit placement for increasing circuit packing density for an integrated circuit is described. A design is synthesized and mapped. Components of the design are placed to provide a first placed design. A congestion density map is generated for the first placed design. A congestion region in the congestion density map is identified and targeted for determining if the first placed design has a control set conflict. A first circuit object associated with the control set conflict is selected and either re-placed or re-synthesized to at least diminish the control set conflict.
REFERENCES:
patent: 5619419 (1997-04-01), D'Haeseleer et al.
patent: 6792585 (2004-09-01), Ku et al.
U.S. Appl. No. 12/429,842, filed Apr. 24, 2009, Srinivasan et al.
U.S. Appl. No. 12/429,991, filed Apr. 24, 2009, Fang et al.
Doan Nghia M
George Thomas
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Placement driven control set resynthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Placement driven control set resynthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Placement driven control set resynthesis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2711860