Search
Selected: T

Technique for creating analysis model and technique for...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Techniques for generating microcontroller configuration...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Techniques for parallel buffer insertion

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Techniques for use with automated circuit design and...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Techniques for use with automated circuit design and...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Techniques for use with automated circuit design and...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Temporal decomposition for design and verification

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Temporal replicant simulation

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test method and system for characterizing and/or refining an...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test method for unit re-modification

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Three dimensional memory in a system on a chip

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Timing analysis of a mapped logic design using physical delays

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Timing analysis using statistical on-chip variation

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Timing analysis when integrating multiple circuit blocks...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Timing driven logic block configuration

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Timing of a circuit design

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Timing verification method and apparatus

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Tool and method for automatically identifying minimum timing...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Tool for a configurable integrated circuit that uses...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Top level hierarchy wiring via 1×N compiler

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.