Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-06-21
2011-06-21
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S100000
Reexamination Certificate
active
07966596
ABSTRACT:
This invention discloses a method for automatically generating an integrated circuit (IC) layout, the method comprises determining a first cell height, creating a plurality of standard cells all having the first cell height, and generating the IC layout from the plurality of standard cells by placing and routing thereof.
REFERENCES:
patent: 5737236 (1998-04-01), Maziasz et al.
patent: 2003/0229860 (2003-12-01), Li
patent: 2009/0064072 (2009-03-01), Lin et al.
patent: 2009/0265675 (2009-10-01), Walker et al.
patent: 2009/0271756 (2009-10-01), Penzes
Chang Gwan Sin
Li Ping Chung
Lu Lee-Chung
Tai Chun-Hui
Tien Li-Chun
Dimyan Magid Y
Do Thuan
K&L Gates LLP
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
Place-and-route layout method with same footprint cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Place-and-route layout method with same footprint cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Place-and-route layout method with same footprint cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2653054