Search
Selected: I

Integrated memory and method for testing an integrated memory

Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated memory and method for testing the memory

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated memory device and method for its testing and...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated memory having a redundancy function

Error detection/correction and fault detection/recovery – Pulse or data error handling – Replacement of memory spare location – portion – or segment
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated memory having a test circuit for functional...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated module having a plurality of separate substrates

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated multi-channel analog test instrument architecture...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated multi-channel fiber channel analyzer

Error detection/correction and fault detection/recovery – Pulse or data error handling – Transmission facility testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated packet bit error rate tester for 10G SERDES

Error detection/correction and fault detection/recovery – Pulse or data error handling – Error count or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated reed-solomon error correction code encoder and...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated scannable interface for testing memory

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated semiconductor memory

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated semiconductor memory

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated structure for a convolutive viterbi decoder

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated system logic and ABIST data compression for an...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated test apparatus and method therefor

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated test circuit

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated test circuit, a test circuit, and a test method...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated test-on-chip system and method and apparatus for...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated testing of serializer/deserializer in FPGA

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.