Integrated semiconductor memory

Details Integrated semiconductor memory Integrated semiconductor memory

2007-12-25

2007-12-25

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

Reexamination Certificate

active

11145192

ABSTRACT:
An integrated semiconductor memory includes memory cells that store a first data record has at least one datum with a first or second data value and a second data record has at least one datum with the first or second data value. The integrated semiconductor memory has a combination circuit that generates the third data record on the output side from the data records fed to the combination circuit on the input side to ascertain based on the third data record whether the first and second data records have been fed to the combination circuit on the input side. The combination circuit generates the datum of the third data record with the first data value, if the first and second data records were fed to the combination circuit on the input side.

REFERENCES:
patent: 4162375 (1979-07-01), Schlichte
patent: 5483493 (1996-01-01), Shin
patent: 6484289 (2002-11-01), Hsu
patent: 6550026 (2003-04-01), Wright et al.
patent: 6721230 (2004-04-01), Weitz
patent: 6724230 (2004-04-01), Hirabayashi
patent: 6856577 (2005-02-01), Handa et al.
patent: 7013413 (2006-03-01), Kim et al.
patent: 2003/0217313 (2003-11-01), Pfeiffer et al.
patent: 2004/0015757 (2004-01-01), Ohlhoff et al.
patent: WO 03/107354 (2003-12-01), None
The Institute of Electrical and Electronics Engineering, Inc (IEEE); IEEE 100 the Authoritative Dictionary of IEEE Standards Terms; Dec. 2000; Standards Information Network IEEE Press; Seventh Edition; p. 1183.
Nishimura, Y. et al., “A redundancy test-time reduction technique in 1-MBit DRAM with a Multibit Test Mode,” IEEE Journal of solid-state circuits, vol. 24, No. 1, pp. 43-49, Feb. 1989.
Miyaji, F. et al., “A Multibit Test Trigger Circuit for MegaBit SRAM's,” IEE Journal of solid-state circuits, vol. 25, No. 1, pp. 68-71, Feb. 1990.

Affiliated with

Also associated with

Rating

Integrated semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3880362