Search
Selected: All

Apparatus and method for dummy pattern arrangement

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Characterizing thermomechanical properties of an organic...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Correcting 3D effects in phase shifting masks using...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Creating method of photomask pattern data, photomask created...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data generating method, data generating device, and program...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Design structure for a redundant micro-loop structure for...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dummy pattern design for reducing device performance drift

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Electron beam patterning

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Gate modeling for semiconductor fabrication process effects

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Hierarchical compression for metal one logic layer

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Integrated circuits and methods of design and manufacture...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Intelligent pattern signature based on lithography effects

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Mask pattern data generating method, information processing...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for a pattern layout split

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for designing mask including forming a mesh dummy...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for layout of random via arrays in the presence of...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for selectively amending layout patterns

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for time-evolving rectilinear contours representing...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method of arranging mask patterns and apparatus using the...

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method of performing mask-writer tuning and optimization

Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Layout generation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.