Search
Selected: D

Dual-sided undershoot-isolating bus switch

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dual-voltage three-state buffer circuit with simplified...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Duo-mode keeper circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Duplicated double checking production rule set for...

Electronic digital logic circuitry – Reliability
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Duty cycle controlled CML-CMOS converter

Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic and differential CMOS logic with signal-independent...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic and preset static multiplexer in front of latch circuit

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic bus

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic bus repeater with improved noise tolerance

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic bus with singular central precharge

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic circuit having improved noise immunity and method theref

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic circuit with slow mux input

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic circuitry with on-chip temperature-controlled keeper...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic circuits having improved noise tolerance and method...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic clock change circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic clocked inverter latch with reduced charge leakage

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.