Dynamic and preset static multiplexer in front of latch circuit

Details Dynamic and preset static multiplexer in front of latch circuit Dynamic and preset static multiplexer in front of latch circuit

1995-03-31

1996-08-06

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 93, 327408, H03K 1900

Patent

active

055437311

ABSTRACT:
A latch circuit. The circuit includes a static digital logic circuit, comprising a multiplexer having a plurality of static input data lines and one or more select lines for selecting data from one of the input lines as multiplexer output data; latching means for latching output data from the multiplexer; wherein the multiplexer is not a static circuit.

REFERENCES:
patent: 4692634 (1987-09-01), Fang et al.
patent: 4709173 (1987-11-01), Nishimichi et al.
patent: 4868413 (1989-09-01), Oakland et al.
patent: 4963770 (1990-10-01), Keida
patent: 5311080 (1994-05-01), Britton et al.
patent: 5357153 (1994-10-01), Chiang et al.
patent: 5396127 (1995-03-01), Chan et al.

Affiliated with

Also associated with

Rating

Dynamic and preset static multiplexer in front of latch circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic and preset static multiplexer in front of latch circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic and preset static multiplexer in front of latch circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2193518