Dynamic clock change circuit

Details Dynamic clock change circuit Dynamic clock change circuit

2007-09-04

2007-09-04

Le, Don (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

C326S038000

Reexamination Certificate

active

11205668

ABSTRACT:
A clock change circuit includes enabling a clock change frequency to be accepted while a system is active and clock frequencies are at a low period. The circuit includes generating an enabling signal representing a window of time in which a frequency change is accomplished.

REFERENCES:
patent: 4447870 (1984-05-01), Tague et al.
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4685614 (1987-08-01), Levine
patent: 4965524 (1990-10-01), Patchen
patent: 5111160 (1992-05-01), Hershberger
patent: 5381085 (1995-01-01), Fischer
patent: 5392435 (1995-02-01), Masui et al.
patent: 5560017 (1996-09-01), Barrett et al.
patent: 5982210 (1999-11-01), Rogers
patent: 6175929 (2001-01-01), Hsu et al.
patent: 6421754 (2002-07-01), Kau et al.
patent: 6483888 (2002-11-01), Boerstler et al.
patent: 6771590 (2004-08-01), Marchok et al.
patent: 6911872 (2005-06-01), Shah et al.
patent: 2003/0179024 (2003-09-01), Montagnana
patent: 0 242 010 (1987-01-01), None
patent: 2 228 598 (1990-08-01), None
Shi, Kaijian et al, Hierarchical Timing Closure Methodology for OMAP: An Open Multimedia Application Platform, ASIC, 2003.vol. 1, pp. 238-241, (no month).

Affiliated with

Also associated with

Rating

Dynamic clock change circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic clock change circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic clock change circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3732057