Dynamic bus

Details Dynamic bus Dynamic bus

1998-10-06

2000-05-23

Tokar, Michael

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

326 95, 326 83, 326112, H03K 1900, H03K 19096

Patent

active

060669640

ABSTRACT:
A bi-phase, single-wire dynamic bus for allowing communication during either of a first phase or a second phase of a clock signal is presented. A data signal that is to be written onto a single bus wire is written onto the bus, via a write enable circuit, during one of the first or second clock phase. A precharger circuit precharges the bus on the subsequent clock phase, which is the other of the first or second clock phase.

Affiliated with

Also associated with

Rating

Dynamic bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1839416