Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
2006-08-08
2006-08-08
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S093000, C326S112000, C326S119000, C326S121000
Reexamination Certificate
active
07088143
ABSTRACT:
A number of different dynamic circuits having improved noise tolerance and a method for designing same are provided. The circuits include a power supply node and a precharge node. Keeper circuitry is connected to the nodes and has a current-voltage characteristic that exhibits a negative differential resistance property to improve noise tolerance of the circuits.
REFERENCES:
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4797580 (1989-01-01), Sunter
patent: 5065048 (1991-11-01), Asai et al.
patent: 5294566 (1994-03-01), Mori
patent: 5483181 (1996-01-01), D'Souza
patent: 5650733 (1997-07-01), Covino
patent: 5793228 (1998-08-01), Evans
patent: 5818264 (1998-10-01), Ciraula et al.
patent: 5838169 (1998-11-01), Schorn
patent: 5903170 (1999-05-01), Kulkarni et al.
patent: 6002292 (1999-12-01), Allen et al.
patent: 6111434 (2000-08-01), Ciraula et al.
patent: 6130559 (2000-10-01), Balsara et al.
patent: 6204696 (2001-03-01), Krishnamurthy et al.
patent: 6255854 (2001-07-01), Houston
patent: 6323709 (2001-11-01), Kulkarni et al.
patent: 6346831 (2002-02-01), Krishnamurthy et al.
patent: 6353339 (2002-03-01), Klass
patent: 6366134 (2002-04-01), Deng
patent: 6535041 (2003-03-01), Bucki et al.
patent: 6686631 (2004-02-01), King et al.
Larsson, P., et al, Noise in Digital Dynamic CMOS Circuits, IEEE Journal of Solid-State Circuits, vol. 29, No. 6, Jun. 1994, pp. 655-662.
Shepard, K.L., et al., Noise in Deep Submicron Digital Design, in Proc. International Conference on Computer Aided Design, 1996, pp. 524-531, no month.
Krambeck, R.H., et al., High-Speed Compact Circuits with CMOS, IEEE Journal of Solid-State Circuits, vol. SC-17, No. 3, Jun. 1982, pp. 614-619.
Oklobdziga, V.G., et al., Design-Performance Trade-Offs in CMOS Domino Logic, in Proc. IEEE Custom Integrated Circuits Conference, May 1986, pp. 304-306.
Allam, Mohammed, et al., High-Speed Dynamic Logic Styles for Scaled-Down CMOS and MTCMOS Technologies, in Proc. Int. Symp. Low Power Electronics and Design, 2000, pp. 155-160, no month.
Anis, M.H., et al., Energy-Efficient Noise Tolerant Dynamic Styles for Scaled-Down CMOS and MTCMOS Technologies, IEEE Transactions on VLSI Systems, vol. 10, No. 2, Apr. 2002, pp. 71-78.
Alvandpour, A., et al., A Conditional Keeper Technique for Sub-0.13μ Wide Dynamic Gates, in Proc. Int. Symp. VLSI Circuits, 2001, pp. 29-30, no month.
Alvandpour, A., et al., A Sub-130-nm Conditional Keeper Technique, IEEE Journal of Solid-State Circuits, vol. 37, No. 5, May 2002, pp. 633-638.
Lee, C.M., et al., Zipper CMOS, IEEE Circuits and Devices Magazine, vol. 2, May 1986, pp. 10-17.
Pretorius, J.A., et al., Charge Redistribution and Noise Margins in Domino CMOS Logic, IEEE Transacations on Circuits and Systems, vol. CAS-33, No. 8, Aug. 1986, pp. 786-793.
Wang, L., et al., Noise-Tolerant Dynamic Circuit Design, in Proc. International Symposium on Circuits and Systems, 1999, pp. I 549-552, no month.
Wang, L., et al., An Energy-Efficient Noise-Tolerant Dynamic Circuit Technique, IEEE Transactions on Circuits and Systems II, vol. 47, No. 11, 2000, pp. 1300-1306, no month.
Balamurugan, G., et al., Energy-Efficient Dynamic Circuit Design in the Presence of Crosstalk Noise, in Proc. International Symposium on Low Power Electronics and Design, 1999, pp. 24-29, no month.
Balamurugan, G., et al., The Twin-Transistor Noise-Tolerant Dynamic Circuit Technique, IEEE Journal of Solid-State Circuits, vol. 36, No. 2, Feb. 2001, pp. 273-280.
Murabayashi, F., et al., 2.5 V CMOS Circuit Techniques for a 200 MHz Superscalar RISC Processor, IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 972-980.
Bobba, S., et al., Design of Dynamic Circuits with Enhanced Noise Tolerance, in Proc. IEEE International ASIC/SOC Conference, 1999, pp. 54-58, no month.
Wu, C.Y., et al., Integrated A-Type Differential Negative Resistance MOSFET Device, IEEE Journal of Solid-State Circuits, vol. SC-14, No. 6, Dec. 1979, pp. 1094-1101.
Wu, C.Y., et al., The New General Realization Theory of FET-Like Integrated Voltage-Controlled Negative Differential Resistance Devices, IEEE Transactions on Circuits and Systems, vol. CAS-28, No. 5, May 1981, pp. 382-390.
Chua, L.O., et al., Bipolar-JFET-MOSFET Negative Resistance Devices, IEEE Transactions on Circuits and Systems, vol. CAS-32, No. 1, Jan. 1985, pp. 46-61.
NG., K.K., A Survey of Semiconductor Devices, IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1760-1766.
Heller, L.G., et al., Cascode Voltage Switch Logic: A Differential CMOS Logic Family, in Proc. International Solid-State Circuit Conference, Feb. 1984, pp. 16-17.
Bhattacharya, M., et al., Noise Margins of Threshold Logic Gates Containing Resonant Tunneling Diodes, IEEE Transactions on Circuits and Systems II, vol. 47, No. 10, 2000, pp. 1080-1085, no month.
Sun, J.P., et al., Resonant Tunneling Diodes: Models and Properties, Proceedings of the IEEE, vol. 86, No. 4, Apr. 1998, pp. 641-661.
Mazumder, P., et al., Digital Circuit Applications of Resonant Tunneling Devices, Proceedings of the IEEE, vol. 86, No. 4, Apr. 1998, pp. 664-686.
Chen, K.J., et al., A Novel Ultrafast Functional Device: Resonant Tunneling High Electron Mobility Transistor, in Proc. IEEE Electron Devices Meeting, 1996, pp. 60-63, no month.
Stock, J., et al., A Vertical Resonant Tunneling Transistor for Application in Digital Logic Circuits, IEEE Transactions on Electron Devices, vol. 48, No. 6, Jun. 2001, pp. 1028-1032.
Mohan, S., et al., Device and Circuit Simulation of Quantum Electronic Devices, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 6, Jun. 1995, pp. 653-662.
Daga, J.M., et al., A Comprehensive Delay Macro Modeling for Submicrometer CMOS Logics, IEEE Journal of Solid-State Circuits, vol. 34, No. 1, Jan. 1999, pp. 42-55.
Murabayashi, F., et al., 2.5 V Novel CMOS Circuit Techniques for a 150 MHz Superscalar RISC Processor, in Proc. European Solid-State Circuits Conference, pp. 178-181, 1995, no month.
Ding Li
Mazumder Pinaki
Barnie Rexford
Brooks & Kushman P.C.
Crawford Jason
The Regents of the University of Michigan
LandOfFree
Dynamic circuits having improved noise tolerance and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic circuits having improved noise tolerance and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic circuits having improved noise tolerance and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3639705