Search
Selected: D

Dynamic clocked inverter latch with reduced charged leakage and

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic CMOS circuits with individually adjustable noise...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic CMOS circuits with individually adjustable noise...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic CMOS circuits with noise immunity

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Input noise margin enhancement
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic CMOS logic circuit with precharge

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic comparator circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic complementary pass-transistor logic circuit

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic configurable elements for programmable logic devices

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic cross point switch with shadow memory architecture

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic current mode logic family

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic decoder circuit operative at low frequency clock signals

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic domino circuit and integrated circuit including the...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic element matching using current-mode butterfly...

Electronic digital logic circuitry – Multifunctional or programmable
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic gate with conditional keeper for soft error rate...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic impedance compensation circuit and method

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic impedance compensation circuit and method

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic impedance control for input/output buffers

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic impedance control for input/output buffers

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic impedance controlled driver for improved slew rate...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic impedance matched driver for improved slew rate and...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.