Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2008-06-06
2010-11-16
Barnie, Rexford N (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S062000, C326S068000, C326S080000, C327S333000
Reexamination Certificate
active
07834654
ABSTRACT:
A system and method of performing off chip drive (OCD) and on-die termination (ODT) are provided. A common pull-up network composed of transistors and a common pull-down network composed of transistors are employed to implement both of these functions. In drive mode, the pull-up network is configured to produce a calibrated drive impedance when an “on” output is to be generated, and the pull-up network is configured to produce a calibrated drive impedance when an “off” output is to be generated. In termination mode, the pull-up network and the pull-down network are configured to produce a calibrated pull-up resistance and pull-down resistance respectively such that together, they form a split termination.
REFERENCES:
patent: 5107230 (1992-04-01), King
patent: 5134311 (1992-07-01), Biber et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5457407 (1995-10-01), Shu et al.
patent: 5666078 (1997-09-01), Lamphier et al.
patent: 5955894 (1999-09-01), Vishwanthaiah et al.
patent: 6021071 (2000-02-01), Otsuka
patent: 6049221 (2000-04-01), Ishibashi et al.
patent: 6060907 (2000-05-01), Vishwanthaiah et al.
patent: 6087847 (2000-07-01), Mooney et al.
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6166563 (2000-12-01), Volk et al.
patent: 6255874 (2001-07-01), Shay
patent: 6275062 (2001-08-01), Starr
patent: 6307424 (2001-10-01), Lee
patent: 6326802 (2001-12-01), Newman et al.
patent: 6501293 (2002-12-01), Braceras et al.
patent: 6509757 (2003-01-01), Humphrey
patent: 6864704 (2005-03-01), Wong et al.
patent: 6885959 (2005-04-01), Salmon et al.
patent: 6894529 (2005-05-01), Chong et al.
patent: 7119549 (2006-10-01), Lee et al.
patent: 7135884 (2006-11-01), Talbot et al.
patent: 7417452 (2008-08-01), Wang et al.
patent: 2004/0183565 (2004-09-01), Viehmann et al.
patent: 2005/0226080 (2005-10-01), Lee
patent: 2006/0226868 (2006-10-01), Lee et al.
patent: 2006/0255830 (2006-11-01), Kim
patent: 2007/0057691 (2007-03-01), Lee
patent: 2007/0126466 (2007-06-01), Kim
patent: 2007/0126467 (2007-06-01), Kim
Jedec Standard, DDR2 SDRAM Specification, JESD79-2E (Revision of JESD79-2D), Apr. 2008, Jedec Solid State Technology Association.
Jedec Standard, Stub Series Terminated Logic for 1.8 V (SSTL—18), JESD8-15A, Addendum 15 to JESD8 Series (Revision of JESD8-15), Sep. 2003, Jedec Solid State Technology Association.
EIA/Jedec Standard, Stub Series Terminated Logic for 3.3 Volts (SSTL—3), EIA/JESD8-8, Aug. 1996, Electronic Industries Association, Engineering Department.
Jedec Standard, DDR2 SDRAM Specification, JESD79-2B (Revision of JESD79-2A), Jan. 2005, Jedec Solid State Technology Association.
Jedec Standard, Stub Series Terminated Logic for 2.5 V (SSTL—2), JESD8-9B (Revision of JESD8-9A), May 2002, Jedec Solid State Technology Association.
Supplementary European Search Report, European Patent Application No. 08757205.3, Jul. 16, 2010.
Barnie Rexford N
Mosaid Technologies Incorporated
Tran Thienvu V
LandOfFree
Dynamic impedance control for input/output buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic impedance control for input/output buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic impedance control for input/output buffers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4158358