Dynamic current mode logic family

Details Dynamic current mode logic family Dynamic current mode logic family

1998-06-12

2000-02-22

Tokar, Michael

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

326 95, 326112, H03K 190948

Patent

active

060284544

ABSTRACT:
A dynamic current mode circuit for low-voltage and high performance VLSI applications, comprising a MOS current mode logic block and dynamic circuitry for precharging the outputs of the MOS current mode logic block, cross-coupled latches for enhancing performance of the MOS current mode logic block during an evaluation phase thereof, and a dynamic current source for enhanced speed and low power consumption.

REFERENCES:
patent: 4367420 (1983-01-01), Foss et al.
patent: 4570084 (1986-02-01), Griffin et al.
patent: 5216295 (1993-06-01), Hoang
patent: 5332936 (1994-07-01), Nakao
patent: 5384493 (1995-01-01), Kuruki
Swee Yew Choe, et al., Half-Rail Differential Logic, Digest of Technical Papers, 1997 International Solid Circuits Conference (ISSC97), Session 25, Processors and Logic, Paper SP 25.6, Feb. 8, 1997, pp. 420-421.
Bai-Sun Kong, et al., Charge Recycling Differential Logic (CRDL) for Low Power Application, IEEE Journal of Solid-State Circuits, vol. 31, No. 9, Sep. 1996, pp. 1267-1276.
Pius Ng, et al., Performance of CMOS Differential Circuits, IEEE Journal of Solid-State Circuits, vol. 31, No. 6, Jun. 1996, pp. 841-846.
Akilesh Parameswar, et al., A Swing Restored Pass-Transistor Logic-Based Multiply and Accumulate Circuit for Multimedia Applications, IEEE Journal of Solid-State Circuits, vol. 31, No. 6, Jun. 1996, pp. 804-809.
Masayuki Mizuno, et al., A GHz MOS Adaptive Pipeline Technique Using MOS Current-Mode Logic, IEEE Journal of Solid-State Circuits, vol. 31, No. 6, Jun. 1996, pp. 784-791.
Abdellatif Bellaouar, et al., CMOS Logic Styles, Low-Power Digital VLSI Design, Kluwer Academic Publishers, 1995, pp. 176-203.
Masakazu Yamashina, et al., An MOS Current Mode Logic (MCML) Circuit for Low-Power GHz Processors, NEC Res. & Develop., vol. 36, No. 1, Jan. 1995, pp. 54-63.
Anatha p. Chandrakasan, et al., Low-Power CMOS Digital Design, IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 473-483.

Affiliated with

Also associated with

Rating

Dynamic current mode logic family does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic current mode logic family, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic current mode logic family will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-523399