Search
Selected: S

Software controlled transistor body bias

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Software model for a hybrid stacked field programmable gate...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Software verification

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sorted data outlier identification

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Source synchronous timing extraction, cyclization and sampling

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Split-gate DRAM with MuGFET, design structure, and method of...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stage evaluation of a state machine

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stage mitigation of interconnect variability

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Staged scenario generation

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stitched circuitry region boundary identification for...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stress analysis method, wiring structure design method,...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stress-managed revision of integrated circuit layouts

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for a duty cycle correction circuit

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for a stacked power clamp having a BigFET gate...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for an absolute duty cycle measurement circuit

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for an integrated circuit design for reducing...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for automated transistor tuning in an integrated...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for couple noise characterization using a single...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for dynamic latch state saving device and protocol

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for estimating power consumption of integrated...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.