Search
Selected: All

Bottom source LDMOSFET method

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bottom-gate sonos-type cell having a silicide gate

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bottom-gate SONOS-type cell having a silicide gate

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bottom-gate thin film transistor and method of fabricating...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bow resistant plastic semiconductor package and method of...

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Box isolation technique for integrated circuit structures

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Box-in-box field-to-field alignment structure

Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

BPSG planarization method having improved planarity and reduced

Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

BPSG reflow method to reduce thermal budget for next...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

BPSG, SA-CVD liner/P-HDP gap fill

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Br2SbCH3 a solid source ion implant and CVD precursor

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Branched phenylene-terminated thiophene oligomers

Semiconductor device manufacturing: process – Having organic semiconductive component
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Breakable tethers for microelectromechanical system devices...

Semiconductor device manufacturing: process – Semiconductor substrate dicing – Having specified scribe region structure
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Breakdown drain extended NMOS

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Breakdown voltage adjustment for bipolar transistors

Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Forming base region of specified dopant concentration profile
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bridge connection type of chip package and fabricating...

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bridge-free self aligned silicide process

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bridge-free self aligned silicide process

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bright field image reversal for contact hole patterning

Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Brim and gas escape for non-contact wafer holder

Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.