Search
Selected: S

S.sub.i O.sub.2 wire bond insulation in semiconductor assemblies

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

SABPSG process real temperature monitor

Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

SAC method for embedded DRAM devices

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial annealing layer for a semiconductor device and a...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial benzocyclobutene/norbornene polymers for making...

Semiconductor device manufacturing: process – Having organic semiconductive component
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial collar method for improved deep trench processing

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial deposit to improve damascene pattern...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial deposition layer as screening material for...

Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial dielectric planarization layer

Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial etchback layer for improved spin-on-glass planarizat

Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial feature for corrosion prevention during CMP

Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial germanium layer for formation of a contact

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial inorganic polymer intermetal dielectric...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial inorganic polymer intermetal dielectric...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial layer for protection during trench etch

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial layer technique to make gaps in MEMS applications

Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal – Physical stress responsive
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial layers for use in fabrications of...

Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial metal spacer damascene process

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial metal spacer damascene process

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sacrificial metal spacer damascene process

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.