Search
Selected: C

Capacitive techniques to reduce noise in high speed...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having air-gap dielectric
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Capacitor circuit structure for determining overlay error

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Capacitor trench-top dielectric for self-aligned device...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Capped shallow trench isolation and method of formation

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Channel stop implant profile shaping scheme for field isolation

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Charge trapping memory cell

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Implanting to form insulator
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical conversion film of tantalum or niobium, method for...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical mechanical polish (CMP) planarizing method...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical mechanical polishing etch stop for trench isolation

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical mechanical polishing for forming a shallow trench...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical mechanical polishing for forming a shallow trench...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical mechanical polishing for forming a shallow trench...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Utility Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical mechanical polishing for forming a shallow trench...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical mechanical polishing in forming semiconductor device

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemical mechanical polishing in forming semiconductor device

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chemically enhanced anneal for removing trench stress...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip ID applying method suitable for use in semiconductor...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip scale package with compliant leads

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having air-gap dielectric
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Circuit isolation utilizing MeV implantation

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Isolation by pn junction only
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Cleaning of photolithography masks

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.