Dynamic minimum-memory interleaving
Dynamic offset compensation based on false transitions
Dynamic offset compensation based on false transitions
Dynamic parity inversion for I/O interconnects
Dynamic parity inversion for I/O interconnects
Dynamic parity inversion for I/O interconnects
Dynamic power adjusting device for viterbi decoder
Dynamic random access memory having at least two buffer...
Dynamic random access memory having at least two buffer...
Dynamic redundancy for random access memory assemblies
Dynamic scan chains and test pattern generation...
Dynamic scan circuitry for A-phase
Dynamic semiconductor memory device and method of testing the sa
Dynamic soft-error-rate discrimination via in-situ...
Dynamic sparing during normal computer system operation
Dynamic synchronization of data capture on an optical or...
Dynamic variable-length error correction code
Dynamic verification traversal strategies
Dynamically changing forward error correction and automatic requ
Dynamically determining a buffer-stack overrun