Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-12-28
2010-10-05
Torres, Joseph D (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S794000
Reexamination Certificate
active
07810019
ABSTRACT:
A dynamic power adjusting device for a Viterbi decoder is disclosed. The device includes a processing unit for receiving a plurality of data to be decoded, detecting whether the data to be decoded have any bit errors, and estimating a number of the bit errors of the data. The device further includes a control unit for receiving the bit errors and the number of the bit errors of the data detected by the processing unit, so as to enable the Viterbi decoder to perform decoding, and disable the Viterbi decoder after the Viterbi decoder has performed the decoding the number of times equivalent to the number of the bit errors. By way of the dynamic adjustment technique, coupled with the bit-error detection and estimation, workload of the Viterbi decoder in operation is capable of being adjusted according to bit error rate (BER) such that less power is consumed in a decoding process.
REFERENCES:
patent: 6081296 (2000-06-01), Fukunaga et al.
patent: 6163581 (2000-12-01), Kang
patent: 6337890 (2002-01-01), Maru
patent: 6615388 (2003-09-01), Takamichi
patent: 6637003 (2003-10-01), Hori et al.
patent: 6731691 (2004-05-01), Agazzi et al.
patent: 6738419 (2004-05-01), Agazzi et al.
patent: 6771725 (2004-08-01), Agazzi et al.
patent: 6778602 (2004-08-01), Agazzi et al.
patent: 6807228 (2004-10-01), Agazzi et al.
patent: 7369608 (2008-05-01), Agazzi et al.
patent: 7453935 (2008-11-01), Agazzi et al.
patent: 7689888 (2010-03-01), Kan et al.
Black et al., “A 140-Mb/s, 32-state, radix-4 Viterbi decoder,” IEEE Journal of Solid-State Circuits, vol. 27, Issue 12, Dec. 1992, pp. 1877-1885, ISSN: 0018-9200, INSPEC Assession No. 4338291, Abstract only provided.
Ishitani et al., “A scarce-state-transition Viterbi-decoder VLSI for bit error correction,” IEEE Journal of Solid-State Circuits, vol. 22, Issue 4, Aug. 1987, pp. 575-582, ISSN: 0018-9200, Abstract only provided.
Birch & Stewart Kolasch & Birch, LLP
Industrial Technology Research Institute
Torres Joseph D
LandOfFree
Dynamic power adjusting device for viterbi decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic power adjusting device for viterbi decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic power adjusting device for viterbi decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4199362