Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-08-08
2006-08-08
Torres, Joseph (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S011000, C714S006130
Reexamination Certificate
active
07089484
ABSTRACT:
A computer system enabling dynamic sparing employs a standby component which is identical to three other additional components and which operates like these other three active components while the computer system is running. Any one of these three other active components can be spared out dynamically in the computer system while it is running using a result of voting scheme and connecting of these four components in such a way that the system can dynamically spare while the system is still in operation. Such dynamic sparing gives the system a better reliability and availability when compared to today's computer system.
REFERENCES:
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 3783250 (1974-01-01), Fletcher et al.
patent: 4794601 (1988-12-01), Kikuchi
patent: 4914657 (1990-04-01), Walter et al.
Chan Kenneth Y.
Chin Henry
Johnson Judy Shan-Shan Chen
Kark Kevin W.
Augspurger Lynn L.
Torres Joseph
LandOfFree
Dynamic sparing during normal computer system operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic sparing during normal computer system operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic sparing during normal computer system operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3607537