Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2008-09-16
2008-09-16
Torres, Joseph D (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
11018864
ABSTRACT:
A dynamic random access memory circuit including a memory plane composed of an array of memory cells arranged in lines and columns, and a line decoder, each line of the memory plane corresponding to a page of words. Two buffer registers are coupled with the memory plane for reading words in a page of the memory and for writing new words to a page of the memory, and the registers are used alternatively to access this memory plane. The buffer registers are dual-port memories and, moreover, the memory has an error correcting circuit allowing read-modify-write cycles applied to a group of n words within the same page. Whereby the reliability of the memory circuit is substantially increased and, moreover, an alternative solution to burn-in can even be offered. The invention also provides a method for controlling a dynamic memory having an error correcting code mechanism.
REFERENCES:
patent: 4287575 (1981-09-01), Eardley et al.
patent: 4428048 (1984-01-01), Berlin, Jr.
patent: 4523314 (1985-06-01), Burns et al.
patent: 4541076 (1985-09-01), Bowers et al.
patent: 4817058 (1989-03-01), Pinkham
patent: 5170157 (1992-12-01), Ishii
patent: 5509138 (1996-04-01), Cash et al.
patent: 5659711 (1997-08-01), Sugita
patent: 5680365 (1997-10-01), Blankenship
patent: 6088285 (2000-07-01), Takasugi
patent: 6233659 (2001-05-01), Cohen et al.
patent: 2 801 388 (2001-05-01), None
patent: 2 289 779 (1995-11-01), None
patent: WO 96/32674 (1996-10-01), None
Satagaj Thomas J.
Seed IP Law Group PLLC
STMicroelectronics S.A.
Torres Joseph D
LandOfFree
Dynamic random access memory having at least two buffer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory having at least two buffer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory having at least two buffer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3957505