Search
Selected: M

Method and apparatus for reducing memory resources in a...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing noise in a dynamic manner

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing noise in communication...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing power consumption in a domino

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing power consumption in digital e

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing power consumption in digital e

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing radiation and cross-talk...

Electronic digital logic circuitry – Reliability – Redundant
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing ringing of a digital signal de

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing signal transmission delay usin

Electronic digital logic circuitry – Accelerating switching
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing skew between input signals and

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing soft errors in dynamic...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing soft errors in dynamic...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing standby leakage current...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing standby leakage current...

Electronic digital logic circuitry – Tri-state – With field-effect transistor
Utility Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing the number of programmable arc

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing worst case power

Electronic digital logic circuitry – Exclusive function
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reduction of noise sensitivity in...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for regulating a power supply of an...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for safe mode in dynamic logic using dram c

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for safe power up of programmable...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.