Method and apparatus for reducing noise in a dynamic manner

Details Method and apparatus for reducing noise in a dynamic manner Method and apparatus for reducing noise in a dynamic manner

2007-05-15

2007-05-15

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Output switching noise reduction

C326S022000, C326S033000

Reexamination Certificate

active

11163015

ABSTRACT:
An integrated circuit device includes functional logic, an anti-noise machine, and state monitoring points providing the anti-noise machine with an interface to the functional logic for monitoring states of the functional logic. The anti-noise machine includes indicia defining noise precursor states for the functional logic, and recognition logic coupled to the state monitoring points. The anti-noise machine is operable to generate anti-noise responsive to the recognition logic detecting in the functional logic noise precursor states matching the indicia.

REFERENCES:
patent: 6806729 (2004-10-01), Wallace et al.
patent: 7024570 (2006-04-01), Hoehler

Affiliated with

Also associated with

Rating

Method and apparatus for reducing noise in a dynamic manner does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reducing noise in a dynamic manner, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing noise in a dynamic manner will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3815364