Method and apparatus for reducing the number of programmable arc

Details Method and apparatus for reducing the number of programmable arc Method and apparatus for reducing the number of programmable arc

1994-06-14

1999-09-14

An, Meng-Ai T.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 39, H03K 1900

Patent

active

059535377

ABSTRACT:
A method and apparatus for reducing the number of programmable architecture elements required for implementing a look-up table in a programmable logic device. At least one logic function to be performed by the look-up table is chosen. An output state is determined for each set of inputs to the look-up table, the output state being an array of outputs of the look-up table. Each output state is made up of responses of the chosen logic functions to a particular set of input variables. Identical output states are formed into groups. Selected groups of the output states which do not require programmable architecture elements are eliminated. A programmable architecture element is then assigned for each remaining group of output states.

REFERENCES:
patent: 3702393 (1972-11-01), Fuss
patent: 4152778 (1979-05-01), Nissen et al.
patent: 4617479 (1986-10-01), Hartmann
patent: 4967107 (1990-10-01), Kaplinsky
patent: 4972105 (1990-11-01), Burton et al.
patent: 5241224 (1993-08-01), Pedersen et al.
Altera Corporation 1992 Data Book, pp. 1-34.

Affiliated with

Also associated with

Rating

Method and apparatus for reducing the number of programmable arc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reducing the number of programmable arc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing the number of programmable arc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1519031