Electronic digital logic circuitry – Tri-state – With field-effect transistor
Utility Patent
1998-09-10
2001-01-02
Santamauro, Jon (Department: 2819)
Electronic digital logic circuitry
Tri-state
With field-effect transistor
C326S034000, C326S050000, C326S121000
Utility Patent
active
06169419
ABSTRACT:
BACKGROUND
1. Field
An embodiment of the present invention relates to integrated circuits, and more particularly, to a method and apparatus for reducing standby leakage current using a transistor stack effect.
2. Discussion of Related Art
With the scaling of semiconductor process technologies, threshold voltages of metal oxide semiconductor circuits are typically being reduced with reductions in supply voltages in order to maintain circuit performance. Lower transistor threshold voltages lead to significant increases in leakage current due to the exponential nature of sub-threshold conductance. Higher leakage currents increase power dissipation which is undesirable for many semiconductor circuit applications. Higher leakage currents can be particularly problematic for mobile and handheld applications, for example.
One approach to addressing this issue has been to use dual threshold voltage and/or substrate bias techniques. In a dual threshold voltage approach, certain devices on a particular integrated circuit are designed and fabricated to have a first, low threshold voltage, while other devices on the same integrated circuit are designed and fabricated to have a second, higher threshold voltage. In this manner, devices that cannot tolerate the higher leakage current characteristic of lower threshold voltages can be selected to have higher threshold voltages.
The leakage reduction provided by this approach, however, is limited. This is because the lower threshold devices still exhibit the higher leakage current characteristic of such devices.
Where a substrate bias technique is used, during an active mode, a control circuit applies a voltage to transistor bodies to zero- or reverse-bias the bodies with respect to the transistors. Upon entering a standby mode, the control circuit changes the substrate bias voltage to cause a reverse bias or deepen an existing reverse bias in the transistor bodies. In this manner, the threshold voltage of the transistors are increased during a standby mode to reduce or cut off leakage current.
A disadvantage of this approach is that a large change in body bias is required to change the transistor threshold voltages by even a small amount. Further, when changing from active mode to standby mode and vice versa, large capacitances in transistor wells are switched from one voltage to another. Thus, significant power is dissipated during each mode transition. An increase in design complexity may also result from implementing such a substrate bias technique.
In a paper presented at the IEEE Custom Integrated Circuit Conference in August of 1997 entitled, “A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits,” by Jonathan P. Halter and Farid N. Najm of the ECE Dept. and Coordinated Science Lab. at the University of Illinois at Urbana-Champaign (“the Halter reference”), another approach to reducing leakage power is proposed. The Halter reference describes an approach wherein, an algorithmically determined input vector is applied to the multi-gate logic circuit during an idle period to reduce leakage power of the multi-gate logic circuit during the idle period.
The algorithm described in the Halter reference for selecting such an input vector is based on a process of random sampling. Randomly chosen vectors are applied to the circuit, the leakage due to each is monitored and the vector that gives the least observed leakage out of those selected is used.
An issue with the approach described in the Halter reference is that the only way to know whether a chosen vector provides good leakage reduction is to choose and test many other vectors. For complex circuits including hundreds or thousands of gates, this task can require significant time. Further, there is virtually no way to know whether another input vector that has not been tested might provide leakage reduction superior to the chosen vector. The chance of choosing the input vector that provides the maximum, or close to the maximum, leakage reduction possible for a given circuit using the approach described in Halter is very small, particularly for large circuits having many inputs.
SUMMARY OF THE INVENTION
A method and apparatus for reducing standby leakage current using a transistor stack effect are described.
For one embodiment, an apparatus includes a standby leakage reduction circuit to be coupled to an internal circuit block that includes a plurality of logic gates, the standby leakage reduction circuit to cause a stack effect at each of the plurality of logic gates during a standby mode of the internal circuit block.
Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.
REFERENCES:
patent: 4894558 (1990-01-01), Conkle et al.
patent: 5107230 (1992-04-01), King
patent: 5216289 (1993-06-01), Hahn et al.
patent: 5491429 (1996-02-01), Gasparik
patent: 5537060 (1996-07-01), Baek
patent: 5614847 (1997-03-01), Kawahara et al.
patent: 5617043 (1997-04-01), Han et al.
patent: 5751651 (1998-05-01), Ooishi
patent: 5773999 (1998-06-01), Park et al.
patent: 5852579 (1998-12-01), Arcoleo et al.
patent: 5877647 (1999-03-01), Vajapey et al.
patent: 5889415 (1999-03-01), Parkinson
Thompson, et al.; “Dual Threshold Voltages and Substrate Bias: Keys to High Performance, Low Power, 0.1 um Logic Designs”;1997 Symposium on VLSI Technology Digest of Technical Papers; Jan. 1997; pp. 69-70.
Kawaguchi, et al.; “A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current”; IEEE International Solid-State Conference; Paper FP 12.4; Jan. 1998; pp. 192-193.
Mutoh, et al.; “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS”;IEEE Journal of Solid State Circuits; vol. 30 No. 8 Aug. 1995; pp. 847-854.
Halter, et al.; “A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits”; IEEE Custom Integrated Circuit Conference; Aug. 1997; 4 pages.
Kuroda, et al.; “A 0.9-V, 150-MHz, 10-mW, 4mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme”;IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996; pp. 1770-1779.
De Vivek K.
Ye Yibin
Faatz Cynthia T.
Intel Corporation
Santamauro Jon
LandOfFree
Method and apparatus for reducing standby leakage current... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing standby leakage current..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing standby leakage current... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2547886