Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate
2010-07-26
2011-12-20
Tran, Anh (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Signal level or switching threshold stabilization
C326S030000, C326S032000, C326S034000
Reexamination Certificate
active
08081011
ABSTRACT:
Disclosed is a circuit for adjusting a voltage supplied to an IC by a power supply circuit that produces a regulated-output voltage based on an output-control signal generated by a resistive voltage divider. The circuit includes a PVT detector configured to generate an interface control signal and an interface circuit (i) connected to PVT detector and to the resistive voltage divider and (ii) configured to adjust its resistance in response to the interface control signal. Adjusting the resistance of the interface circuit causes the voltage of the output-control signal to be adjusted, thus causing the power supply circuit to adjust the regulated output voltage.
REFERENCES:
patent: 5155380 (1992-10-01), Hwang et al.
patent: 5208557 (1993-05-01), Kersh, III
patent: 5999009 (1999-12-01), Mitsui
patent: 6020781 (2000-02-01), Fujioka
patent: 6097113 (2000-08-01), Teraoka et al.
patent: 6100768 (2000-08-01), Hirayama
patent: 6127862 (2000-10-01), Kawasumi
patent: 6166577 (2000-12-01), Mizuno et al.
patent: 6222354 (2001-04-01), Song
patent: 6310928 (2001-10-01), Yunome
patent: 6437610 (2002-08-01), Schrodinger
patent: 6466077 (2002-10-01), Miyazaki et al.
patent: 6535013 (2003-03-01), Samaan
patent: 6560164 (2003-05-01), Kawai et al.
patent: 6774666 (2004-08-01), Samad
patent: 6980053 (2005-12-01), Caresosa et al.
patent: 7053679 (2006-05-01), Rho
patent: 7061337 (2006-06-01), Partovi et al.
patent: 7301366 (2007-11-01), Devnath et al.
patent: 7321254 (2008-01-01), Li et al.
patent: 2002/0017946 (2002-02-01), Fujii et al.
patent: 2002/0190283 (2002-12-01), Seno et al.
patent: 2003/0122572 (2003-07-01), Ajit
patent: 2004/0012449 (2004-01-01), Illegems
patent: 2005/0146965 (2005-07-01), Kim et al.
patent: 2005/0195005 (2005-09-01), Choi et al.
patent: 2005/0218871 (2005-10-01), Kang et al.
patent: 2006/0066351 (2006-03-01), Lau
patent: 2006/0132243 (2006-06-01), Yamanaka et al.
patent: 2007/0018713 (2007-01-01), Tripathi et al.
patent: 2007/0018864 (2007-01-01), Khan et al.
patent: 2007/0194768 (2007-08-01), Bansal et al.
patent: 2007/0210832 (2007-09-01), Abel et al.
“PWM DC/DC Voltage Regulator Controller,” Intersil Americas Inc., ISL62870, Data Sheet FN6708.0, Aug. 14, 2008, pp. 1-16.
“PWM DC/DC Controller with VID Inputs for Portable GPU Core-Voltage Regulator,” Intersil Americas Inc., ISL62871, ISL62872, Data Sheet FN6707.0, Aug. 14, 2008, pp. 1-25.
Non-Final Office Action received in U.S. Appl. No. 12/012,733, filed Feb. 5, 2008, dated Aug. 13, 2009.
Notice of Allowability received in U.S. Appl. No. 12/012,733, filed Feb. 5, 2008, dated Feb. 22, 2010.
Notice of Allowability received in U.S. Appl. No. 12/012,733, filed Feb. 5, 2008, dated May 10, 2010.
Azimi Kouros
Mobin Mohammad S.
Sheets Gregory W.
Smith Lane A.
Agere Systems
Cargille David L.
Mendelsohn Steve
Mendelsohn, Drucker & Associates P.C.
Tran Anh
LandOfFree
Method and apparatus for regulating a power supply of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for regulating a power supply of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for regulating a power supply of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4313756