Technique for creating analysis model and technique for...

Details Technique for creating analysis model and technique for... Technique for creating analysis model and technique for...

2008-08-19

2011-10-18

Whitmore, Stacy (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Logic design processing

C716S137000

Reexamination Certificate

active

08042077

ABSTRACT:
According to a circuit board creation program presented herein, a simulation assuming a case in which an addition of a bypass capacitor near a another bypass capacitor provided between a pin and via of an LSI part can be performed, simply by adding a bypass capacitor property model and changing the value of a coefficient parameter by which the property value of an element of a line part is to be multiplied or divided.

REFERENCES:
patent: 6675118 (2004-01-01), Wanek et al.
patent: 6732339 (2004-05-01), Savithri et al.
patent: 6951002 (2005-09-01), Clabes et al.
patent: 7139989 (2006-11-01), Shinomiya
patent: 2001/0042238 (2001-11-01), Ishikawa
patent: 2004/0168142 (2004-08-01), Ishikawa et al.
patent: 2004/0216060 (2004-10-01), Dickey et al.
patent: 2006/0104000 (2006-05-01), Yuhara et al.
patent: 11-186497 (1999-07-01), None
patent: 2003-006260 (2003-01-01), None
patent: 2006-228252 (2006-08-01), None

Affiliated with

Also associated with

Rating

Technique for creating analysis model and technique for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for creating analysis model and technique for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for creating analysis model and technique for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4287786