Timing analysis when integrating multiple circuit blocks...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S100000, C716S101000, C716S102000, C716S103000, C716S106000, C716S113000, C716S126000, C716S129000, C716S131000, C716S134000

Reexamination Certificate

active

07962872

ABSTRACT:
An aspect of the present invention provides for timing analysis when integrating multiple circuit blocks while balancing resource requirements and accuracy. In an embodiment, an optimized model for a circuit block is created by combining information provided by two different models of the same circuit block and performing timing analysis based on the optimized model. In an embodiment, the two models correspond to black box and interface timing models. In the optimized model, ports for which only timing arc information is deemed necessary are modeled using corresponding information from the black box model, while ports for which more accurate or detailed information is deemed necessary are modeled using corresponding information from the interface timing model. The optimized model enables the integration to be performed with a balance of resource requirements and accuracy.

REFERENCES:
patent: 6925621 (2005-08-01), Mielke et al.
patent: 6928630 (2005-08-01), Moon et al.
patent: 6952816 (2005-10-01), Gupta et al.
patent: 7188327 (2007-03-01), Hahn
patent: 7328415 (2008-02-01), Bou-Ghazale et al.
patent: 7350171 (2008-03-01), Zhang et al.
patent: 7356451 (2008-04-01), Moon et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Timing analysis when integrating multiple circuit blocks... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing analysis when integrating multiple circuit blocks..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing analysis when integrating multiple circuit blocks... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2745259

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.