Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate
2011-03-29
2011-03-29
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Optimization
Reexamination Certificate
active
07917881
ABSTRACT:
Improving the timing and/or yield of a circuit design is disclosed. Timing and yield improvements are often competing objectives in circuit design since timing improvements typically result from reducing capacitive couplings and yield improvements typically increase capacitive couplings. Trade-offs between timing and yield improvements are consequently part of the circuit design and/or optimization process.
REFERENCES:
patent: 6230304 (2001-05-01), Groeneveld et al.
patent: 2007/0106969 (2007-05-01), Birch et al.
patent: 2009/0113366 (2009-04-01), Serdar et al.
patent: 2009/0132990 (2009-05-01), McElvain et al.
Mitch Heins, Pyxis Technology, EE Times Online, In the Eye of the DFM/DFY Storm, May 25, 2007, http://www.eetimes.com/showArticle.jhtml;jsessionid=5L54GMGMWMJKOQSNDLOSKHSCJUNN2JVN?articleID=199702741.
Wilbur Luo, EE Times Online, A Balanced Approach to Chip Optimization, Apr. 24, 2006, http://www.eetimes.com/showArticle.jhtml;jsessionid=5L54GMGMWMJKOQSNDLOSKHSCJUNN2JVN?articleID=185303804.
Laura Peters, Semiconductor International, Demystifying Design-for-Yield, Jul. 1, 2004, http://www.semiconductor.net/article/CA430963.html.
Jason Cong et al., Advanced Routing Techniques for Nanometer IC Designs, ICCAD 2006 Routing Tutorial.
Chen Hsi-Chuan
Cheng Chih-Liang
Li Jeong-Tyng
Yang Chung-Do
Lin Aric
Siek Vuthe
Springsoft USA, Inc.
Van Pelt & Yi & James LLP
LandOfFree
Timing of a circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing of a circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing of a circuit design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2745435