Search
Selected: All

Apparatus for metastability-hardened storage circuits and...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arbiter/pulse discriminator circuits with improved...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Clock noise filter for integrated circuits

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Data transfer circuit device

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Discriminator circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Dynamic semiconductor integrated circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Fully asynchronous interface with programmable metastability set

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Metastability recovery circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for a failure-free synchronizer

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and circuit for improving metastable resolving time in lo

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multiport arbitration using phased locking arbiters

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multiport arbitration using phased locking arbiters

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Prevention of metastability in bistable circuits

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Self-gating synchronizer

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronizer circuit and method for reducing the occurrence of m

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronizing logic avoiding metastability

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Transfer of digital data across asynchronous clock domains

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Zero clock delay metastability filtering circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.