Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent
1994-12-30
1996-07-23
Westin, Edward P.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Metastable state prevention
326 22, 327291, H03K 1900
Patent
active
055393373
ABSTRACT:
A method and apparatus for providing a clock noise filter are described. The clock noise filter uses a transparent latch which has a trigger input and a data input. The data input is coupled to receive an input clock signal to be filtered. The output of the latch is the filtered clock signal. The filtered clock signal has a logic state which corresponds to the logic state of the input clock signal when the trigger input has a first predetermined logic state, and the filtered clock signal is inhibited from changing logic state when the trigger input has a second predetermined logic state. A trigger circuit is provided which has an input coupled to the output of the latch and an output coupled to the trigger input of the latch. The trigger circuit outputs the second predetermined logic state to the trigger input of the latch for a time interval in response to a change in logic state of the filtered clock signal and outputs the first predetermined logic state after the time interval has expired. The trigger circuit uses a delay stage to provide a delayed filtered clock signal to a logic gate. The logic gate receives the filtered clock signal and the delayed filtered clock signal and outputs the first and second predetermined logic states to the trigger input of the latch, depending upon the relative logic states of the filtered clock signal and the delayed filtered clock signal.
REFERENCES:
patent: 4296340 (1981-10-01), Horan
patent: 4562427 (1985-12-01), Ecton
patent: 4620118 (1986-10-01), Barber
patent: 4727518 (1988-02-01), Madland
patent: 4857868 (1989-08-01), Robb
patent: 4975883 (1990-12-01), Baker et al.
patent: 4998027 (1991-03-01), Mihara et al.
patent: 5036221 (1991-07-01), Brucculeri
patent: 5059818 (1991-10-01), Witt
patent: 5136185 (1992-08-01), Fleming et al.
patent: 5140680 (1992-08-01), Best
patent: 5148112 (1992-09-01), Gahan
patent: 5184032 (1993-02-01), Leach
patent: 5225715 (1993-07-01), Mori
patent: 5233617 (1993-08-01), Simmons
patent: 5319678 (1994-06-01), Ho
Smith Jeffrey E.
Taylor Gregory F.
Intel Corporation
Sanders Andrew
Westin Edward P.
LandOfFree
Clock noise filter for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock noise filter for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock noise filter for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-715651