Apparatus for metastability-hardened storage circuits and...

Details Apparatus for metastability-hardened storage circuits and... Apparatus for metastability-hardened storage circuits and...

2011-04-19

2011-04-19

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Metastable state prevention

C326S009000, C326S015000

Reexamination Certificate

active

07928768

ABSTRACT:
A metastability-hardened storage circuit includes at least one inverting circuit. The inverting circuit has a logical input. The logical input of the inverting circuit is split into a pair of physical inputs.

REFERENCES:
patent: 4933571 (1990-06-01), Pribyl
patent: 6327176 (2001-12-01), Li et al.
patent: 6492857 (2002-12-01), Shuler, Jr.
patent: 7212056 (2007-05-01), Belov
patent: 7443223 (2008-10-01), Bajkowski et al.
U.S. Appl. No. 12/563,088, filed Sep. 18, 2009, David Lewis.
Office Action from U.S. Appl. No. 12/563,088, dated Aug. 3, 2010, 7 pp.
J. Zhou et al., “A Robust Synchronizer,” Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'06), pp. 442-443, Mar. 2006.

Affiliated with

Also associated with

Rating

Apparatus for metastability-hardened storage circuits and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for metastability-hardened storage circuits and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for metastability-hardened storage circuits and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2652947