Search
Selected: All

Methods for statistical slew propagation during block-based...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Methods of implementing and modeling interconnect lines at...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Methods of implementing multi-cycle paths in electronic...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Methods of verifying functional equivalence between FPGA and...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Methods, systems and computer program products for layout...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Layout editor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Minimizing impact of design changes for integrated circuit...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Minterm tracing and reporting

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Model implementation on GPU

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Model-based hardware exerciser, device, system and method...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Model-building optimization

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Modifying integrated circuit designs to achieve multiple...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Modifying integrated circuit layout

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Multiple amplifier matching over lumped networks of...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Net list producing device producing a net list with an...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Node spreading via artificial density enhancement to reduce...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Nonlinear driver model for multi-driver systems

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Operation timing verifying apparatus and program

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Opposite-phase scheme for peak current reduction

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Layout editor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimal simplification of constraint-based testbenches

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimization method for fractional-N phased-lock-loop (PLL)...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.