Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2008-05-15
2011-12-27
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S113000, C716S132000, C716S133000, C716S134000, C703S019000
Reexamination Certificate
active
08086976
ABSTRACT:
Methods for statistical slew propagation in static statistical timing analysis. The method includes projecting a canonical approximation of an input slew over a timing path to a first corner and using the projected input slew to calculate a delay and an output slew at the first corner. The method further includes perturbing the canonical approximation of the input slew to a different corner, calculating a delay and an output slew at the different corner using the perturbed input slew canonical, and determining a sensitivity of the delay and the output slew to a plurality of parameters, simultaneous with implicit sensitivity calculations to the input slew, with finite difference calculations between the first corner and perturbed data.
REFERENCES:
patent: 2004/0002844 (2004-01-01), Jess et al.
patent: 2005/0065765 (2005-03-01), Visweswariah
patent: 2008/0201676 (2008-08-01), Chang et al.
patent: 2009/0288050 (2009-11-01), Celik et al.
Abbaspour, et al., “Efficient Variational Interconnect Modeling for Statistical Timing Analysis by Combined Sensitivity Analysis and Model-Order Reduction” 2007, pp. 1-6.
Chang, et al., “Parameterized Block-Based Statistical Timing Analysis with Non-Gaussian Parameters, Nonlinear Delay Functions”, DAC Jun. 2005, pp. 71-76.
Chopra, et al., “A New Statistical Max Operation for Propagating Skewness in Statistical Timing Analysis”, Proceedings of the 2006 IEEE/ACM International Conference on Computer-aided Design, pp. 237-243.
Goyal, et al. ,“Improved First-Order Parameterized Statistical Timing Analysis for Handling Slew and Capacitance Variation”, 20th International Conference on VLSI Design 2007, 5 pages.
Guthaus, “Gate Sizing Using Incremental Parameterized Statistical Timing Analysis”, IEEE/ACM International Conference on Computer-Aided Design, Nov. 2005, pp. 1029-1036.
Jess, et al, “Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits”, DAC Jun. 2003, pp. 932-937.
Le, et al. “STAC: Statistical Timing Analysis with Correlation”, DAC Jun. 2004, pp. 343-348.
Mogal, et al., “Clustering Based Pruning for Statistical Criticality Computation Under Process Variations”, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, pp. 340-343.
Nardi, et al., “Use of Statistical Timing Analysis on Real Designs”, Proceedings of the 2007 conference on Design, automation and test in Europe, pp. 1605-1610.
Visweswariah, “Death, Taxes and Failing Chips”, DAC Jun. 2003, 5 pages.
Visweswariah, et al., “First-Order Incremental Block-Based Statistical Timing Analysis”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, pp. 1-13.
Xiong, et al., “Criticality Computation in Parameterized Statistical Timing”, DAC Jul. 2006, 6 pages.
Hemmett Jeffrey G.
Visweswariah Chandramouli
Zolotov Vladimir
Do Thuan
International Business Machines - Corporation
Nguyen Nha
Wood Herron & Evans LLP
LandOfFree
Methods for statistical slew propagation during block-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for statistical slew propagation during block-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for statistical slew propagation during block-based... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4307615