Search
Selected: All

Adaptive weighting method for layout optimization with...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Automated digital circuit design tool that reduces or...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Chip design and fabrication method optimized for profit

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Clock throttling based on activity-level signals

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Common clock path pessimism analysis for circuit designs...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Computer-implemented method of optimizing refraction and TIR...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Developing semiconductor circuit design with conditional...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Extracting consistent compact model parameters for related...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Fast evaluation of average critical area for IC layouts

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Floorplanning apparatus and computer readable recording...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Incremental design reduction via iterative overapproximation...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for generating a layout for a transistor

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for integrated circuit design model...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for designing an electronic circuit

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for implementing timing analysis and...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for automatic clock gating to save power

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for compaction of timing exception paths

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for compensating performance degradation of RFIC...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for designing semiconductor integrated circuit

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for forming integrated circuit device using cell...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.