Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate
2011-04-19
2011-04-19
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Optimization
C716S113000, C716S115000
Reexamination Certificate
active
07930675
ABSTRACT:
Operations are performed in EDA tools that operate upon partitions or discrete portions of an electronic design, in which the partitions or discrete portions of the design are expanded to account for effects to/from other areas in the design. Identification is made of the portions of the design that are external to the partitions, and depending upon the type of expected effects, would then be considered during optimization and analysis of the partitions. This is implemented by logically expanding the partition to include consideration of the external portions during timing optimization and analysis. By considering an expanded partition for timing optimization and analysis, it is possible to identify unintended problems caused by the timing optimization at an earlier stage of the design process.
REFERENCES:
patent: 6578183 (2003-06-01), Cheong et al.
patent: 6615395 (2003-09-01), Hathaway et al.
patent: 6704697 (2004-03-01), Berevoescu et al.
patent: 7000206 (2006-02-01), Kidd et al.
patent: 7216312 (2007-05-01), Jain et al.
patent: 7216316 (2007-05-01), Sutherland et al.
patent: 7398491 (2008-07-01), Schaeffer et al.
patent: 2006/0112359 (2006-05-01), Becer et al.
patent: 2006/0248485 (2006-11-01), Foreman et al.
patent: 2007/0283305 (2007-12-01), Reddy et al.
patent: 2009/0044159 (2009-02-01), Vinitzky et al.
patent: 2009/0055787 (2009-02-01), Oh et al.
patent: 2009/0132982 (2009-05-01), Kotecha et al.
U.S. Appl. No. 11/621,915, filed Jan. 9, 2007.
U.S. Appl. No. 11/733,749, filed Apr. 10, 2007.
Chan Wilson
Cheong Kit Lam
Levitsky Oleg
Liu Dongzi
Cadence Design Systems Inc.
Vista IP Law Group LLP
Whitmore Stacy A
LandOfFree
Method and system for implementing timing analysis and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for implementing timing analysis and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for implementing timing analysis and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2689195