Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Optimization
Reexamination Certificate
2011-04-19
2011-04-19
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Optimization
C716S106000, C716S107000
Reexamination Certificate
active
07930672
ABSTRACT:
A method of incrementally reducing a design is disclosed. A logic verification tool receives a design and a property for verification with respect to the design, and then selects one or more of a plurality of diverse techniques for reducing the design. The logic verification tool then reduces the design to create a reduced design using the one or more techniques and attempts to generate a valid solution for the property on the reduced design. The logic verification tool determines whether a valid solution is generated, and, if not, replaces the design with the reduced design. Until a valid solution is generated, the logic verification tool iteratively performs the selecting, reducing, determining and replacing steps.
REFERENCES:
patent: 6026220 (2000-02-01), Cleereman et al.
patent: 6141633 (2000-10-01), Iwashita et al.
patent: 6192505 (2001-02-01), Beer et al.
patent: 6425110 (2002-07-01), Hathaway et al.
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6848088 (2005-01-01), Levitt et al.
patent: 6944838 (2005-09-01), McMillan
patent: 7047139 (2006-05-01), Shtrichman
patent: 7111268 (2006-09-01), Anderson et al.
patent: 7146589 (2006-12-01), Rampon et al.
patent: 7370292 (2008-05-01), Baumgartner et al.
patent: 2003/0208730 (2003-11-01), Singhal et al.
patent: 2004/0093571 (2004-05-01), Jain et al.
patent: 2006/0129959 (2006-06-01), Mang et al.
Baumgartner Jason Raymond
Kanzelman Robert Lowell
Mony Hari
Paruthi Viresh
Dillon & Yudell LLP
International Business Machines - Corporation
Siek Vuthe
LandOfFree
Incremental design reduction via iterative overapproximation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Incremental design reduction via iterative overapproximation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Incremental design reduction via iterative overapproximation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2723769