Search
Selected: All

Via structure for semiconductor chip

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Via structure in an integrated circuit utilizing a high...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Via-sea layout integrated circuits

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Vias and contact plugs with an aspect ratio lower than the aspec

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Vias having varying diameters and fills for use with a...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Void eliminating seed layer and conductor core integrated...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Void reduction in indium thermal interface material

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Solder wettable contact – lead – or bond
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Void-free circuit board and semiconductor package having the...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Void-free circuit board and semiconductor package having the...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Voidless metallization on titanium aluminide in an interconnect

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer fabrication of die-bottom contacts for electronic devices

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Wire contact – lead – or bond
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer fabrication of inside-wrapped contacts for electronic...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Beam leads
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer interposer assembly

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer level ball grid array

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer level chip scale package and manufacturing method for...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Solder wettable contact – lead – or bond
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer level chip scale package having a gap and method for...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer level chip scale package, method of manufacturing the...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer level chip scale packaging structure and method of...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Ball or nail head type contact – lead – or bond
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer level chip-scale package

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Wafer level package and manufacturing method thereof

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Ball or nail head type contact – lead – or bond
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.