Search
Selected: S

Scrambling apparatus, method thereof, descrambling apparatus, an

Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Screening for errors in data transmission systems

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Screening for undetected errors in data transmission systems

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Screening for undetected errors in data transmission systems

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

SDRAM address error detection method and apparatus

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Second stage SOVA detector

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Second stage SOVA detector

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sector-coding technique for reduced read-after-write operations

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Secure scan design

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Secure software system and related techniques

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Segmented addressable scan architecture and method for...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Segmented algorithmic pattern generator

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Segmented algorithmic pattern generator

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Segmented compaction with pruning and critical fault...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Segmented scan chains with dynamic reconfigurations

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Select and enable leads connecting IC taps and embedded...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Selectable JTAG or trace access with data store and output

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Selectable JTAG or trace access with data store and output

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Selectable sense amplifier delay circuit and method

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Selecting a scan topology

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.