Secure scan design

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S729000

Reexamination Certificate

active

07966535

ABSTRACT:
A circuit configuration for testing integrated circuitry featuring a number of system scan flip flops wired in series and connected to the integrated circuitry for inputting test signals and receiving test data back. At the front and back ends of the system scan flip flops there is an input multiplexer and an output multiplexer, each with a control input tied to a comparator. The multiplexers isolate the test circuitry until a predetermined scan key is received. When the comparator receives a k-bit scan key it enables the multiplexer to pass test data to the system scan flip flops.

REFERENCES:
patent: 5513186 (1996-04-01), Levitt
patent: 5541934 (1996-07-01), Marietta et al.
patent: 6983405 (2006-01-01), Herron et al.
patent: 6996758 (2006-02-01), Herron et al.
patent: 2004/0085082 (2004-05-01), Townley
patent: 2004/0153926 (2004-08-01), Abdel-Hafez et al.
patent: 2004/0237015 (2004-11-01), Abdel-Hafez et al.
patent: 2004/0268181 (2004-12-01), Wang et al.
patent: 2005/0229123 (2005-10-01), Wang et al.
patent: 2007/0296442 (2007-12-01), Agarwal et al.
patent: 2008/0022173 (2008-01-01), Chua-Eoan et al.
patent: 2008/0163362 (2008-07-01), Sesumi
patent: 2008/0258750 (2008-10-01), Agarwal et al.
patent: 2008/0278182 (2008-11-01), Agarwal et al.
“Where is DFT Heading,” by Rohit Kapur, PhD, EE-Evaluation Engineering, 2003.
“A Hierachial DFT Architecture for Chip, Board and System Test/Debug,” by Charles A. Njinda, IEEE 2004 ITC International Test Conference Paper 37.1, pp. 1061-1071.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Secure scan design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Secure scan design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Secure scan design will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2706034

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.