Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2008-04-15
2008-04-15
Chaudry, Mujtaba K. (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S796000, C714S795000, C704S242000, C375S262000
Reexamination Certificate
active
11131797
ABSTRACT:
A second stage SOVA detector comprises a dynamic state reordering block with inputs that receive absolute state domain data from a first stage SOVA detector. The second stage SOVA detector provides relative state domain data outputs and selection bit outputs. The second stage SOVA detector comprises pipeline registers. The pipeline registers receive the relative state domain data outputs and the selection bit outputs and provide pipelined outputs. The second stage SOVA detector comprises a reliability update-register exchange unit receiving the pipelined outputs and providing detected data bits and reliabilities.
REFERENCES:
patent: 5659580 (1997-08-01), Partyka
patent: 5721745 (1998-02-01), Hladik et al.
patent: 5825832 (1998-10-01), Benedetto
patent: 5881308 (1999-03-01), Dwyer, III
patent: 5983385 (1999-11-01), Khayrallah et al.
patent: 6023783 (2000-02-01), Divsalar et al.
patent: 6035427 (2000-03-01), Kweon
patent: 6178530 (2001-01-01), Aman et al.
patent: 6192503 (2001-02-01), Chennakeshu et al.
patent: 6289486 (2001-09-01), Lee et al.
patent: 6304985 (2001-10-01), Sindhushayana et al.
patent: 6353900 (2002-03-01), Sindhushayana et al.
patent: 6445755 (2002-09-01), Chung et al.
patent: 6581182 (2003-06-01), Lee
patent: 6668026 (2003-12-01), Miyauchi
patent: 6675348 (2004-01-01), Hammons, Jr. et al.
patent: 6708308 (2004-03-01), De Souza et al.
patent: 6760390 (2004-07-01), Desai et al.
patent: 6802037 (2004-10-01), Kim et al.
patent: 6845482 (2005-01-01), Yao et al.
patent: 7010051 (2006-03-01), Murayama et al.
patent: 7050419 (2006-05-01), Azenkot et al.
patent: 7051270 (2006-05-01), Miyauchi et al.
patent: 7191377 (2007-03-01), Berens et al.
patent: 2002/0021516 (2002-02-01), Burns et al.
patent: 2002/0046371 (2002-04-01), Halter
patent: 2002/0154430 (2002-10-01), Rae et al.
patent: 2002/0154620 (2002-10-01), Azenkot et al.
patent: 2002/0168033 (2002-11-01), Suzuki et al.
patent: 2003/0058954 (2003-03-01), He
patent: 2003/0076873 (2003-04-01), Wengerter et al.
patent: 2003/0097621 (2003-05-01), Xin
patent: 2003/0126551 (2003-07-01), Mantha et al.
patent: 2003/0193966 (2003-10-01), Mills
patent: 2004/0010742 (2004-01-01), Williamson et al.
patent: 2004/0255217 (2004-12-01), Garrett et al.
patent: 2004/0264561 (2004-12-01), Alexander et al.
patent: 2005/0022090 (2005-01-01), Cameron et al.
patent: 2005/0034046 (2005-02-01), Berkmann et al.
patent: 2006/0107176 (2006-05-01), Song
patent: 2000441140 (2000-12-01), None
patent: 2004215310 (2004-07-01), None
Chen et. al., Dual-Mode Convolutional/SOVA Based Turbo Code Decoder VLSI Design for Wireless Communication Systems, 2003, IEEE, pp. 369-372.
Augsburger et.al., 500 Mb/s Soft Output Viterbi Decoder, 2002, ESSCIRC, pp. 523-526.
Lee et al., A Code-Aided Adaptive Equalizer Using Soft Decision-Directed Algorithm and Convolutional Coding for Fading Channels, 2001, IEEE, pp. 1664-1667.
Claude Berrou, Patrick Adde, Ettiboua Angui and Stephane Faudeil, “A Low Complexity Soft-Output Viterbi Decoder Architecture,” Proc. Of ICC 1993, pp. 737-740.
C. Berrou, A. Glavieux, and P. Thitmajshima, “Near Shannon limit error-correction coding and decoding: Turbo-codes,” in Proc IEEE ICC 1993, pp. 1064-1070.
J. Hagenauer, E. Offer, and L. Papke, “Interative decoding of binary block and convolutional codes,” IEEE Trans. Info. Theory, vol. 42, pp. 429-445, Mar. 1996.
R. Pyndiah, “Near-optimum decoding of product codes: block turbo codes,” IEEE Trans. Commun., vol. 46, No. 8, pp. 1003-1010, Aug. 1998.
J. Hagenauer and P. Hoeher, “A Viterbi algorithm with soft-decision outputs and its applications,” in Proc. IEEE Globecom '89, (Dallas, TX, Nov. 1989), pp. 1680-1686.
L.R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, “Optimal decoding of linear codes for minimizing symbol error rate,” IEEE Trans. Inform. Theory, vol. IT-20, pp. 284-287, Mar. 1974.
Ramesh Pyndiah, Alain Glavieux, Annie Picart and Sylvie Jacq, “Near Optimum Decoding of Product Codes,” IEEE, 1994, pp. 339-343.
Engling, Yoo, Payam Pakzad, Borivoje Nikolic, Venkat Anatharam, “VLSI Architectures for Interactive Decoders in Magnetic Recording Channels,” IEEE Transactions on Magnetics, vol. 37, No. 2, Mar. 2001.
U.S. Appl. No. 11/132,414, filed May 18, 2005, entitled “Iterative Detector With ECC in Channel Domain”.
U.S. Appl. No. 11/131,518, filed May 18, 2005, entitled “Low Complexity Pseudo-Random Interleaver”.
Chaudry Mujtaba K.
Seagate Technology LLC
LandOfFree
Second stage SOVA detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Second stage SOVA detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Second stage SOVA detector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3928044